






LECTURE 6
OVERVIEW OF THE ATMEGA328


ARDUINO CONNECTIONS




ARDUINO CONNECTIONS



ARDUINO CONNECTIONS



ATMEGA328 INTERNALS





ATMEGA328 FEATURES

- High Performance, Low Power AVR 8bit Microcontroller
- Advanced RISC Architecture
 - 131 Powerful instructions (many single clock cycle)
 - 32x8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 20MIPS Throughput at 20MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory Segments
 - 32Kb of In-System, Self-Programmable Flash program memory
 - 1Kb EEPROM
 - 2Kb Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data Retention: 20 years at 85C/100 years at 25C
 - Optional Boot Code Section with independent lock bits
 - Programming lock for Software Security
- Special Microcontroller features
 - Power-on Reset and programmable brown-out detection
 - Internal Calibrated oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with separate prescaler, compare mode, and capture mode.
 - Real Time counter with separate oscillator
 - Six PWM Channels
 - Six-channel 10-bit ADC, temperature measurement
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Byte-oriented 2-wire Serial Interface (I²C compatible)
 - Programmable Watchdog Timer with separate on-chip oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- I/O Lines: 23 Programmable I/O Lines
- Operating Voltage: 1.8-5.5v
- Temperature Range: -40C to 85C
- Power Consumption
 - Active Mode: 0.2mA
 - Power-down Mode: 0.1 μ A
 - Power-Save Mode: 0.75 μ A (including 32kHz RTC)

ATMEGA328 PINOUT

THE
DEFINITIVE
ATMEGA328
&Arduino
PINOUT DIAGRAM



The diagram illustrates the pinout and internal architecture of the ATmega328P microcontroller. On the left, the pinout is shown for a 28-pin DIP package, with pins 1 through 14 on the left and 15 through 28 on the right. Pins are color-coded: Port D (blue), Port C (green), and Port B (red). The pinout table is as follows:

Pin	Function	Pin	Function
1	PC6	28	PC5
2	PD0	27	PC4
3	PD1	26	PC3
4	PD2	25	PC2
5	PD3	24	PC1
6	PD4	23	PC0
7	VCC	22	GND
8	GND	21	AREF
9	PB6	20	AVCC
10	PB7	19	PB5
11	PD5	18	PB4
12	PD6	17	PB3
13	PD7	16	PB2
14	PB0	15	PB1

On the right, the block diagram shows the internal components of the microcontroller. The central component is the CPU, which is connected to the DATA BUS and ADDRESS BUS. The CPU is also connected to the RESET pin and the XTAL[1..2] pins. The CPU is connected to the following peripheral modules:

- USART 0**: Connected to the CPU and the PD[0..7] port.
- SPI**: Connected to the CPU and the PB[0..7] port.
- TWI**: Connected to the CPU and the PC[0..6] port.
- PORT D (8)**: Connected to the CPU and the PD[0..7] port.
- PORT B (8)**: Connected to the CPU and the PB[0..7] port.
- PORT C (7)**: Connected to the CPU and the PC[0..6] port.
- Analog Comp.**: Connected to the CPU and the ADC[6..7] port.


The diagram also shows the connection of the CPU to the external memory (EEPROM) and the external interrupt (INT0) pin.

EE 260 Lecture 6: Overview of the ATmega328

RISC PROCESSOR

- Reduced Instruction Set Computer
- As compared to Complex Instruction Set Computers, i.e. x86
- Assumption: Simpler instructions execute faster
- Optimized most used instructions
- Other RISC machines: ARM, PowerPC, SPARC
- Became popular in mid 1990s

PROCESSOR LAYOUT



AVR REGISTERS


- 32 8 Bit registers
- Mapped to address 0-31 in data space
- Most instructions can access any register and complete in one cycle
- Last 3 register pairs can be used as 3 16 bit index registers
- 32 bit stack pointer

FLASH MEMORY

- **Non-volatile program space storage**
- **16 Bit width**
- **Some devices have separate lockable boot section**
- **At least 10,000 write/erase cycles**

AVR SRAM

- Data space storage
- 8 Bit width



AVR EEPROM

- Electrically Erasable Programmable Read Only Memory
- 8 bit width
- Requires special write sequence
- Non-volatile storage for program specific data, constants, etc.
- At least 100,000 write/erase cycles

MEMORY MAPPED I/O SPACE

- I/O registers visible in data space
 - I/O can be accessed using same instructions as data
 - Compilers can treat I/O space as data access
- Bit manipulation instructions
 - Set/Clear single I/O bits
 - Only work on lower memory addresses

ARITHMETIC LOGIC UNIT (ALU)

- Directly connected to all 32 general purpose registers
- Operations between registers executed within a single clock cycle
- Supports arithmetic, logic and bit functions
- On-chip 2-cycle Multiplier

131 INSTRUCTIONS

- Arithmetic & Logic
- Branch
- Bit set/clear/test
- Data transfer
- MCU control


INSTRUCTION TIMING

- Register $\leftrightarrow$ register (1 cycle)
- Register $\leftrightarrow$ memory (2 cycles)
- Branch instruction (1-2 cycles)
- Subroutine call & return (3-5 cycles)
- Some operations may take longer for external memory

AVR CLOCK SYSTEM

- Clock control module generates clocks for memory and IO devices
- Multiple internal clock sources
- Provisions for external crystal clock source (max 20 MHz)
- Default is internal RC 8 MHz oscillator with $\div 8$ prescale yielding 1 MHz CPU clock
- Default is only 5-10% accurate

CLOCK SOURCES



POWER MANAGEMENT

- **Multiple power down modes**
 - **Power down mode**
 - **Wake on external reset or watchdog reset**
 - **Power save mode**
 - **Wake on timer events**
 - **Several standby modes**
- **Unused modules can be shut down**

RESET SOURCES

- Power on reset
- External reset
- Watchdog system reset
- Brown out detect (BOD) reset

INTERRUPTS

- ATmega328 has 26 reset/interrupt sources
- 1 Reset source
- 2 External interrupt sources
- I/O Pin state change on all 24 GPIO pins
- Peripheral device events

INTERRUPT VECTORS

- Each vector is a 2 word jump instruction
- Vectors start at program memory address 0
- Reset vector is at address 0
- Sample vector table:

Address	Labels	Code	Comments
0x0000		jmp RESET	; Reset Handler
0x0002		jmp EXT_INT0	; IRQ0 Handler
0x0004		jmp EXT_INT1	; IRQ1 Handler
0x0006		jmp PCINT0	; PCINT0 Handler
0x0008		jmp PCINT1	; PCINT1 Handler
		...	

FUSES

- **Fuses configure system parameters**
 - Clock selection and options
 - Boot options
 - Some IO pin configurations
 - Reset options
- **Three 8 bit fuse registers**
- **Use caution! Some configurations can put the device in an unusable state!**

ATMEGA PERIPHERALS

- 23 General Purpose IO Bits
- Two 8 bit & one 16 bit timer/counters
- Real time counter with separate oscillator
- 6 PWM Channels
- 6 or 8 ADC channels (depends on package)
- Serial USART
- SPI & I2C (TWI) Serial Interfaces
- Analog comparator
- Programmable watchdog timer


GPIO PORTS

- **Three 8 Bit IO Ports**
 - **Port B, Port C & Port D**
 - **Pins identified as PB_x, PC_x or PD_x (x=0..7)**
- **Each pin can be configured as:**
 - **Input with internal pull-up**
 - **Input with no pull-up**
 - **Output low**
 - **Output high**

ALTERNATE PORT FUNCTIONS

- Most port pins have alternate functions
- Internal peripherals use the alternate functions
- Each port pin can be assigned only one function at a time

ALTERNATE PIN USAGE



(see Appendix A)


TIMERS/COUNTERS

- **8/16 Bit register**
 - Increments or decrements on every clock cycle
 - Can be read on data bus
 - Output feeds waveform generator
- **Clock Sources**
 - Internal from clock prescaler
 - External Tn Pin (Uses 1 port pin)


TIMERS/COUNTERS

- **Multiple Operating modes**
 - Simple timer / counter
 - Output Compare Function
 - Waveform generator
 - Clear/set/toggle on match
 - Frequency control
 - Pulse Width Modulation (PWM)

TIMER/COUNTER BLOCK DIAGRAM




TIMER/COUNTER 0 BLOCK DIAGRAM




CONTROLLING THE FREQUENCY

- Use Clear Timer on Compare Match (CTC) Mode
- OCnx Toggles on Compare Match



PULSE WIDTH MODULATION (PWM)


- Dynamically change duty cycle of a waveform
- Used as a form of *analog out*.



FAST PWM MODE

- Counter counts from BOTTOM (0) to MAX
- Counter reset to 0 at MAX
- OCnx cleared at TOP
- OCnx set at BOTTOM

PWM WAVEFORM GENERATION



TIMER 1 CAPTURE MODE

- Capture can be triggered by ICP1 pin or ACO from analog comparator
- Capture event copies timer into input capture register ICR1
- Can be used to time external events or measure pulse widths (time-stamp)
- Range finders generate pulse width proportional to distance

ANALOG-TO-DIGITAL CONVERTOR

- **10 Bit Successive Approximation ADC**
- **8 Channel multiplexer using port pins ADC0-7**
- **Max conversion time 260 μ sec.**


ANALOG COMPARATOR

- Compares voltage between pins AIN0 and AIN1
- Asserts AC0 when $AIN0 > AIN1$
- AC0 can trigger timer capture function
 - Range finders indicate distance with pulse width
 - Timer capture mode can compute pulse width

SERIAL PERIPHERAL INTERFACE (SPI)


- **Industry standard serial protocol for communication between local devices**
- **Master/Slave protocol**
- **3 Wire interface**
- **Slaves addressed via Slave Select (SS) inputs**

SPI BUS SIGNALS



SPI BUS OPERATION

- The Master drives a particular SS line
- The SCLK signals the device to set the MOSI and MISO
- Specified number of bits transmitted
- the Master pulls the SS line for the slave back high



I²C BUS INTERFACE

- Industry standard serial protocol for communication between local devices
- Master/Slave protocol
- 2 Wire interface (TWI)
- Byte oriented messages
- Slave address embedded in command


I²C BUS SIGNALS

SDA


Serial Data

SCL

Serial Clock



I²C BUS CONNECTIONS



SPI AND I²C BUS APPLICATIONS

- EEPROM
- IO Expanders
- Real Time Clocks
- ADC & DAC
- Temperature sensors
- Ultrasonic range finders
- Compass
- Servo / Motor Controller
- LED Display

USART

- **Universal Synchronous and Asynchronous (serial) Receiver and Transmitter**
- **Full Duplex Operation**
- **High Resolution Baud Rate Generator**
- **Can provide serial terminal interface**